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A B S T R A C T
This letter reports on the improvement of a SiO2 layer formed by atomic layer deposition on 4H-SiC, using
a post-deposition anneal in forming gas ambient. Capacitance–voltage measurements revealed good electrical
properties, compared to a thermal oxide which was grown in N2O, with flatband voltage values averaging at
-0.29 V and a low positive mobile ion charge density in the order of 1010 cm−2. XPS analysis revealed the FG
annealed sample to have the most Si rich interface comparatively to other PDAs, with a C:Si ratio of 0.72,
allowing more Si bonds to be terminated. SIMS analysis identified an increase in hydrogen near the interface of
the FG-annealed sample with a peak concentration of 2.12 × 1021 cm−3. It is concluded that the improvement
in electrical performance is due to the hydrogen passivating trap states at the SiO2/4H-SiC interface.. Introduction
Silicon carbide (SiC) devices are now prevalent in the 600 – 1700 V
locking voltage range. A key advantage of SiC is the possibility to form
he same native oxide as silicon (Si), silicon dioxide (SiO2), meaning it
s highly compatible with mature Si processing. SiO2 still represents the
ost widely used dielectric in power electronics, due to its favourable
and offset and wide bandgap compared to other dielectrics such as
luminium oxide (Al2O3) [1]. Despite the favourable properties of SiC
its wide bandgap, high thermal conductivity and stable native oxide
surface passivation and gate oxides have been hampered by resid-
al carbon at the interface following oxidation [2,3]. The density of
nterface trapped charge, 𝐷𝐼𝑇 , at SiO2/SiC interfaces is several orders
f magnitude higher than in SiO2/Si interfaces, and threshold voltage
nstability is limiting uptake of commercial metal–oxide–semiconductor
ield-effect transistors (MOSFETs) [4].
An alternative to the thermal oxidation of SiC is the deposition of
iO2 via atomic layer deposition (ALD), which offers high conformity
nd fine control of the deposition process. By depositing the layer, the
ubstrate consumption and the amount of carbon released from the
ubstrate is minimised, and defect densities associated with trapped
arbon during thermal oxidation can be greatly reduced [5]. Critically
owever, a post-deposition anneal (PDA) is necessary after the deposi-
ion of dielectrics to improve the electrical performance of the layers.
he choice of the PDA will determine leakage performance of the oxide
nd the 𝐷𝐼𝑇 at the interface. Investigations into PDAs have shown that
∗ Corresponding author.
high temperature anneals (>1000 ◦C) in nitrous or nitric oxide [6,7] ,
argon [8] or forming gas [9] ambient have all resulted in a reduction
in the 𝐷𝐼𝑇 and an increase in channel mobility compared to the as-
deposited layer [6–8]. In the past, forming gas anneals (FGA) have
been studied extensively, especially on SiO2/Silicon (Si) interfaces,
with fewer reports having focused on thermally grown SiO2/SiC struc-
tures [10–12]. More recent investigations have been published using a
dry oxidation process followed by both nitric oxide (NO) anneals and
FG-anneals [13,14], with improvements clearly correlated to the FGA.
Further reports suggest that a two-step post-oxidation FG anneal, car-
ried out at 800 ◦C and 1100 ◦C, for 30 min each, improves the interface
quality, but also increase C–V hysteresis significantly, indicating that a
large amount of mobile ions were introduced by this anneal [15–17].
Therefore, whether an anneal in forming gas is beneficial or detrimental
to the interface quality remains an outstanding question.
Authors have previously reported a PDA study of ALD-deposited
SiO2 layers [9] across a temperature range of 900–1300 ◦C in re-
ducing, inert and oxidising ambients, trying to apply the mechanism
of FGA at elevated temperatures. The most significant outcome [9]
was the improvement brought about by a 1100 ◦C PDA in forming
gas ambient, which increased the breakdown field to greater than 10
MV/cm, outperforming a high quality thermal oxidation process in N2O
ambient [18].
In this letter, we present, for the first time, a study of ALD-deposited
SiO2 on 4H-SiC, in which the electrical properties of metal–oxide–
semiconductor capacitors (MOSCAPs) are extracted, including 𝐷𝐼𝑇 ,vailable online 26 October 2020
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Materials Science in Semiconductor Processing 122 (2021) 105527A.B. Renz et al.Fig. 1. (a) Capacitance–voltage curves (1 kHz, 10 kHz, 100 kHz, 1 MHz), normalised to the oxide capacitance, of annealed ALD-deposited and thermally oxidised samples and
(b) 𝐷𝐼𝑇 with respect to the energy trap level 𝐸𝑇 below the conduction band level 𝐸𝐶 ..
flatband voltage (𝑉𝐹𝐵), hysteresis voltage (𝑉𝐻 ) and positive mobile
ion charge. Furthermore, X-ray photoelectron spectroscopy (XPS) and
secondary ion mass spectrometry (SIMS) are used to analyse the oxide–
semiconductor interface to understand the physical mechanism behind
the improvement brought about by the forming gas anneal. The in-
vestigation focuses on the aforementioned forming gas PDA, but also
includes the impact of PDAs in nitrogen (N2) and argon (Ar) ambients
to clearly distinguish the effect of the forming gas ambient. For bench-
marking reasons, a thermal oxidation process in N2O ambient was also
included.
2. Experimental
MOSCAPs were fabricated to analyse the effect of different anneal-
ing ambients on the interface quality. 4H-SiC epilayers were grown
at Warwick using an LPE ACiS M8 reactor. Growth temperature was
1650 ◦C and used a trichlorosilane (TCS) and ethylene (C2H4) mix in an
H2 ambient at a nominal growth rate of 30 μm/h. 10 μm thick epilayers
were intentionally doped during growth at 4×1015 cm−3 with nitrogen
on a 1 × 1019 cm−3 highly N-doped substrate. The wafers were diced
into 10 × 10 mm chips and cleaned with a solvent clean, followed
by a HF(10%)/RCA1/HF(10%)/ RCA2/HF(10%) process. Samples were
rinsed after the final HF step. The thermal oxide samples underwent
oxidation in a furnace at 1300 ◦C for 4 h in a Ar:N2O (4 slm:1 slm)
ambient [18] resulting in a 55 nm layer thickness, measured via
interferometry. The ALD samples underwent SiO2 deposition in an
Ultratech Fiji G2 Plasma-Enhanced ALD system, with a substrate tem-
perature of 200 ◦C, bis(diethylamino)silane (BDEAS) as the Si precursor
and O2 plasma as a co-reagent. The layer thickness after 550 cycles
was extracted by atomic force microscopy (AFM) to be 28 nm, with
thickness variations below 1.5 nm between each anneal, considered
negligible. Following deposition, the ALD samples were loaded into
a high-temperature anneal furnace, where they were annealed either
in argon, nitrogen or forming gas (FG, 5% H2; 95% N2), each process
being 1 h in duration with a gas flow of 5 slm and a temperature of
1100 ◦C. For the MOSCAP samples, Al gate contacts (1 μm) were then
deposited and patterned using a wet etch and a 1 μm Al ohmic contact
was deposited on the backside using electron beam evaporation.
3. Results and discussion
Room temperature vertical capacitance–voltage (C–V) measure-
ments were recorded using an Agilent E4980A LCR meter, with the
𝐷𝐼𝑇 being calculated using the high-low method (1 MHz and 100 Hz).
100 Hz was chosen as the low frequency for the extraction of trap
levels to keep a logarithmic frequency range from 102 to 106 Hz [19].
The surface potential was calculated using the Berglund integral [20],2
Table 1
Summary of measured flatband voltage, hysteresis and frequency dispersion in accu-
mulation values of 50 samples per category, with device areas of 1.26 × 10−3 cm2
and 3.14 × 10−4 cm2. A mixture of device areas was used for each treatment with
no significant area effects being observed. Mean values are provided with standard







ALD as-deposited [9] 8.39 ± 1.02 0.19 ± 0.13 2.58 ± 1.54
ALD+FG −0.29 ± 0.13 0.10 ± 0.08 0.33 ± 0.29
ALD+Ar −2.72 ± 0.79 1.86 ± 0.18 0.31 ± 0.15
ALD+N2 −2.93 ± 0.12 2.83 ± 0.15 0.25 ± 0.11
Thermal oxide 0.61 ± 0.12 0.15 ± 0.01 0.40 ± 0.19
integrating around the flatband voltage [21]. The inaccuracies of this
approach due to higher time constant dispersion in SiC as opposed to
Si, shifting the surface potential towards the majority band edge, have
been described in recent investigations [22,23]. However, since this
investigation is a comparative study of different anneals, an estimate
of 𝐷𝐼𝑇 can be provided and general trends can be derived and, as
problems such as an underestimation of interface traps are considered
to equally affect the whole sample set. An overview of results of at
least 50 room temperature measurements per dataset are shown in
Table 1. Representative C–V responses as well as their associated 𝐷𝐼𝑇
profiles relative to the conduction band edge are shown in Fig. 1. The
𝐷𝐼𝑇 extracted from the sample which was grown in N2O ambient is
in agreement with other reports [18]. They are also very repeatable
with the flatband voltage and hysteresis both having tight distributions,
averaging 0.61 V and 0.15 V, respectively.
Although the Ar and N2 annealed ALD-deposited oxides both im-
proved upon the as-deposited ALD sample’s average flatband voltage of
8.4 V [9], their C–V responses are poor compared to the N2O oxidation
process, with average flatband voltages decreasing to −2.72 V and
−2.93 V, indicating the presence of positive charge at, or near, the
interface. Furthermore, their high average hysteresis voltage values of
1.85 V and 2.83 V respectively indicate a significant quantity of positive
mobile ions in the dielectric layer, which will be subject to further
investigation later in this report.
The most significant outcome of this study is that the forming gas
annealed samples show the most promising performance of the dataset,
with flatband voltages averaging −0.29 V and the hysteresis values
averaging 0.10 V, as shown in Fig. 1(b). The density of interface traps
of the forming gas annealed samples is lower than the other datasets,
with a 𝐷𝐼𝑇 of 2.12 × 1011 cm−2 eV−1 at 𝐸𝐶 − 𝐸𝑇 = 0.2 eV, an order
of magnitude lower than the N2O oxide growth process. Of further sig-
nificance is the deviation between forming gas and nitrogen annealed
samples, with the 𝐷 of the N samples being 6.6 × 1012 cm−2 eV−1 at𝐼𝑇 2
Materials Science in Semiconductor Processing 122 (2021) 105527A.B. Renz et al.Fig. 2. (a) Hysteresis C–V response of Ar and N2 annealed samples at 1 MHz. Samples were swept from accumulation to deep depletion and backwards. (b) Hysteresis voltage
plotted over flatband voltage for 50 MOSCAPs per different sample.𝐸𝐶 − 𝐸𝑇 = 0.2 eV. This is a first indication of the possible impact of
hydrogen on the electrical performance of the investigated MOSCAPs.
The existence of another charge phenomenon within the different
MOSCAP oxide layers was quantified by analysing the hysteresis in
their C–V responses. Representative responses of the Ar and N2 an-
nealed samples at 1 MHz are shown in Fig. 2(a). They were first
swept from accumulation into deep depletion, keeping the oxide elec-
tric field below 3 MV/cm. Afterwards, the same samples were swept
‘‘backwards’’. The observed dependence on the sweep direction is an
indication of positive mobile charge states near the interface which are
spontaneously generated during the operation of the device, causing
a counter-clockwise capacitance shift. The counter-clockwise hystere-
sis was observed in the FG-annealed and thermally oxidised samples
as well. Investigations on thermally oxidised SiO2/4H-SiC structures
initially suggested extrinsic effects such as ions introduced by met-
allisation or through hydrogen related anneals as the cause for the
counter-clockwise hysteresis behaviour [24–26]. This was later found
out to be an intrinsic behaviour, in which mobile positive ions in the
oxide are accelerated towards the bottom of the SiO2/SiC interface with
deteriorating consequences on its interface trap density, reliability and
bias temperature instability in measured MOSFETs [15,16]. The mobile
charge areal density (𝐷𝑀𝐶 ) can then be calculated using the following
relationship [21]:
𝐷𝑀𝐶 = (𝛥𝑉𝐹𝐵 × 𝐶𝑂𝑋 ) ∕ 𝑞, (1)
where q is the electron charge (C), 𝐶𝑂𝑋 is the oxide capacitance per
unit area (F cm−2) and 𝛥𝑉𝐹𝐵 is the hysteresis voltage (V). An overview
of the density of mobile ion charge can be found in Table 2. The Ar and
N2 annealed MOSCAPs had the highest density of mobile ion charge,
averaging 3.71 × 1011 cm−2 and 5.63 × 1011 cm−2, respectively. In
contrast, the forming gas annealed MOSCAPs had a much reduced
density of these, averaging 1.13 × 1010 cm−2, a value very slightly
lower than the average value for the N2O- oxidised MOSCAPs. The
reduction in hysteresis voltage can also be seen in Fig. 2, with the
hysteresis voltage being the flatband voltage difference between the
measurements. The outcome of the FG-annealed improvement also
represents a reduction by more than an order of magnitude compared
to previous reports of ALD-deposited SiO2 [6], and a reduction by a
factor of 4 when compared to reports on high-quality ALD-deposited
Al2O3 [27,28], which showed clockwise hysteresis, which were the
result of slow states in the oxide.
For a further investigation into the origin of the improvement
brought about by the FG-anneal, XPS was performed using a Kratos Axis
Ultra DLD system on ALD as-deposited, N2-annealed and FG-annealed
SiO2-SiC samples to investigate interface stoichiometry. Direct quan-
tification of carbon clusters is not possible due to adventitious carbon
that appears at the same binding energy as carbon clusters. However,3
Fig. 3. XPS data and fits for the (a) C 1s region and (b) Si 2p region of the ALD
as-deposited sample.
the stoichiometric ratio of Si–C in the Si 2p spectrum and C–Si in the
C 1s spectrum is used to investigate interface chemistry. The samples
were illuminated with Al K𝛼 X-rays (1486.6 eV) and the spectra were
Materials Science in Semiconductor Processing 122 (2021) 105527A.B. Renz et al.Fig. 4. SIMS profiles of nitrogen (a) and hydrogen (b) in the thermally oxidised sample and nitrogen (c) and hydrogen (d) in the FG-annealed ALD-deposited sample. Samples
had a deposited/grown SiO2 layer on top of the semiconductor, profiles are shown for the whole of the oxide and the first 5–10 nm of the semiconductor. H and N are quantified
with absolute values, Si, C and O with arbitrary units.Table 2
Density of mobile charge states from 25 samples each with a device area of 1.257×10−3
cm2. Values are average values provided with standard deviations.
Sample Density of mobile charge states (cm−2)
ALD+FG 1.13 × 1010 ± 5.84 × 109
ALD+Ar 3.71 × 1011 ± 3.47 × 1010
ALD+N2 5.63 × 1011 ± 2.28 × 1010
Thermal oxide 1.28 × 1010 ± 9.00 × 108
analysed at a take off angle (ToA) of 90◦, giving a 3 𝜆 depth of
10 nm. All investigated oxides were approximately 5 nm thick. High-
resolution core spectra were taken for Si 2p, C 1s, O 1s and N 1s, and
the data were analysed using the CasaXPS software package, employing
Shirley backgrounds and Voigt (Gaussian–Lorentzian) lineshapes. XPS
data and fits of the ALD as-deposited sample can be found in Fig. 3.
Only marginally different spectra and fits were obtained for the other
investigated samples. All three ALD samples showed a higher signal
from Si–C in the Si 2p spectrum than the C–Si in the C 1s, implying Si
enrichment at the surface. The as-deposited sample showed the least
Si enrichment, with a C:Si ratio of 0.8, the N2-annealed sample’s ratio
was 0.74 and the FG-annealed sample showed a marginal decrease to
0.72.
These C:Si ratios contrast sharply with those from thermal oxidation
processes [29], where the C:Si ratio is higher than 1. However, N2O
processes have been shown to improve stoichiometry, bringing the C:Si
ratio closer to 1, than for dry oxidation processes [29]. In thermal
oxidation processes in N2O ambient, N is assumed to passivate excess
carbon, resulting in an overall less defective interface. In deposition
processes, however, the C:Si ratio lower than 1 suggests that native Si
and the Si precursor BDEAS bind to C, resulting in little-to-no residual
carbon at the interface and excess Si dominating interface defect levels.4
In contrast to C defects, which are typically reduced only by nitridation,
a wider range of Si passivation treatments exist, most prominently FG
annealing [21]. The decrease in C:Si ratio with any anneal step, as well
as a decrease in the Si-suboxide component, suggests that Si complexes,
such as Si dimers or Si𝑥O𝑦 groups, are broken down into simple Si
dangling bonds, which can be readily passivated with a FG anneal.
When compared to work by Umeda et al. [30,31] using electron spin
resonance (ESR) and electrically detected magnetic resonance (EDMR)
on thermally grown SiO2/SiC, no signal for Si dangling bonds (P𝑏) was
found, but that the carbon dangling bond (P𝑏𝑐) signal is characterised
in abundance. Here, although not a direct comparison, we note that
thermally grown oxides have a c-rich interface which would support an
analogous larger P𝑏𝑐 signal. This underlines the fundamental difference
between the thermally grown and the deposited SiO2/SiC interface.
Secondary ion mass spectrometry (SIMS) was performed to investi-
gate the distribution of nitrogen and hydrogen located at the interfaces
of the thermally-grown oxide and FG-annealed ALD-deposited oxide.
Due to the complexity and background noise level of SIMS measure-
ments in MOS structures, individual samples were prepared in parallel
for each profile. H and N SIMS profiles from the thermal and the FG
sample are shown in Fig. 4. In these, H and N are quantified with
absolute values, with Si, C and O only quantified in arbitrary units. It
should be noted that the detection limit for N in SiO2 is 2 × 1018 cm−3,
and H in SiO2 is 3 × 1019 cm−3, shown on the graphs. As Table 3 and
Fig. 4(b) show, N appears at the interface for both samples, with similar
observations for H. These increases in atomic concentration can also
partly originate from measurement artefacts such as a residual atmo-
spheric contamination on the surface before oxide growth/deposition ,
a change in ionisation efficiency as SIMS sputters through the interface,
and charging/charge compensation changing near the interface. As
such, comparisons are made based on the maximum concentration of
N and H at the interface, with results shown in Table 3. As one might






































SIMS results: peak interfacial concentration of H and N.
Process Peak H concentration (cm−3) Peak N concentration (cm−3)
Thermal 3.50 × 1020 4.48 × 1020
ALD+FG 1.50 × 1021 4.40 × 1019
expect, the thermally-grown oxide shows the highest peak nitrogen
concentration, approximately an order of magnitude higher than the
deposited oxide, and hydrogen concentration four times lower than
ALD-FG oxide. The N profile for the thermal sample is similar to
Fig. 4(a), where the N levels fall below detection limits, hence both
are localised to the interface rather than distributed through the oxide.
Diametrically, the H peak concentration is four times lower within
the thermally-grown oxide, than the ALD-FG sample. However, whilst
H levels are detected throughout the thermal oxide, they fall below
detection limits in the ALD-FG sample, having implications on how
this potential mobile charge can move. The results support the notion
that the improvement in electrical performance of the ALD FG-annealed
oxide layers can be down to the hydrogen passivation of Si dangling
bonds at the oxide–semiconductor interface. The aforementioned the-
ory of the hydrogen passivation effect is also backed up by theoretical
descriptions [3,32], in which hydrogen was found to have the potential
to passivate traps near SiO2/4H-SiC interfaces.
4. Conclusion
In summary, a high quality SiO2/SiC interface has been developed
by annealing the ALD deposited SiO2 layer in forming gas for one hour
at 1100 ◦C. This has brought about improvements to the ALD layer in
terms of flatband voltage (−0.29 ± 0.13 V) , hysteresis (0.10 ± 0.08 V),
𝐷𝐼𝑇 (2.12 × 1011 cm−2 eV−1 at 𝐸𝐶 − 𝐸𝑇 = 0.2 eV) and positive
obile charge density near the interface of 1.13 × 1010 cm−2. XPS
nalysis revealed a Si-rich interface for all ALD-deposited samples,
ith the FG having the most Si-rich interface with a C:Si ratio of
.72. As Si-suboxide components were reduced as well, this suggests
hat the anneal breaks down Si complexes into Si dangling bonds,
hich can then be passivated. SIMS analysis demonstrated an increase
n hydrogen concentration near the interface of the annealed sam-
le when compared to a thermal sample, with a peak concentration
f 1.50 × 1021 cm−3 being four times higher than for the thermal
xide, suggesting that the improvement in electrical performance is
ue to hydrogen passivation of trap states at the oxide–semiconductor
nterface. It is concluded that a more stoichiometric interface allows
ompositionally greater hydrogen passivation. Hence, passivation in
LD-deposited SiO2/4H-SiC becomes similar to the well known thermal
iO2/Si system, and is outlined here for the first time.
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